新竹市東區轉職工作機會，轉職跳槽推薦工作，提供履歷健診等強化服務|1111轉職專區-第3頁

電源管理系統應用工程師面試心得
企業名聯發科技股份有限公司
工作地點新竹市東區
薪資面議（經常性薪資達4萬元或以上）40000~40000元
工作內容 1. 系統應用電源需求與控制架構分析 2. 電源管理晶片規格制定與驗證 3. 類比電路開發與驗證 4. 驗證電路板設計 5. 自動化測試開發

查看更多

應徵

工作適配度－%

登入後即可查看

根據履歷表的填寫狀況，智慧分析您與工作的適配程度。

11/5

Die-to-Die High Speed Analog Circuit and HBM/DDRPHY Design Engineer 面試心得
企業名聯發科技股份有限公司
工作地點新竹市東區
薪資面議（經常性薪資達4萬元或以上）40000~40000元
工作內容 • Chip to Chip 介面類比 PHY 電路，例如 UCIe 標準或客製化的 Die to Die 連結類比電路設計 • HBM/DDR/LPDDR類比PHY電路設計與混合模式/高速電路設計等。

查看更多

應徵

工作適配度－%

登入後即可查看

根據履歷表的填寫狀況，智慧分析您與工作的適配程度。

11/5

DFT/MBIST engineer for advanced process node & package technology 面試心得
企業名聯發科技股份有限公司
工作地點新竹市東區
薪資面議（經常性薪資達4萬元或以上）40000~40000元
工作內容 1. DFT architecture exploration & evaluation for next-gen process node & package technology of MediaTek: * Scan chain insertion & ATPG pattern generation * Pattern validation through simulation & silicon analysis(pass/fail, shmoo, fail log, etc.) * Diagnosis to help manufacture process improvement 2. Co-work with SoC architect, RTL designer, physical design engineer, and package engineer to define best architecture for 3D-IC: * PPA(Performance/Power/Area) impact analysis & mitigation via DFT innovation * Develop & integrate DFT-related RTL design modules to test chip

查看更多

應徵

工作適配度－%

登入後即可查看

根據履歷表的填寫狀況，智慧分析您與工作的適配程度。

11/5

Senior DV engineer (micro-processor) 面試心得
企業名聯發科技股份有限公司
工作地點新竹市東區
薪資面議（經常性薪資達4萬元或以上）40000~40000元
工作內容 • Work with the architecture/micro-architecture/design teams to do white box testing. • Create testplans based on the micro-architecture document with the design team. • Build, maintain and upgrade testbenches and their components using UVM-based methods. • Build custom BFMs for co-sim based module level verification. • Add assertions and checkers to facilitate verification. • Work with the design team to do module level formal verification. • Create controlled random testcases. Pre-debug and provide debug reports. • Check functional coverage and code coverage.

查看更多

應徵

工作適配度－%

登入後即可查看

根據履歷表的填寫狀況，智慧分析您與工作的適配程度。

11/5

Senior DV manager 面試心得
企業名聯發科技股份有限公司
工作地點新竹市東區
薪資面議（經常性薪資達4萬元或以上）40000~40000元
工作內容 • Lead the DV effort of a high-end CPU project. • Manage, coach and guide DV engineers. Follow up status and keep up the schedule. • Architect and implement top-module testbenches and their components using UVM-based methods. • Lead the effort of building in-house BFMs to facilitate co-sim based module level verification. • Architect and implement formal verification based module level testbench. • Work with the design team to create testplans. Implement checkers/assertions/coverage check points. • Work with validation folks to improve design visibility

查看更多

應徵

工作適配度－%

登入後即可查看

根據履歷表的填寫狀況，智慧分析您與工作的適配程度。

11/5

Senior CPU Performance Modeling Engineer 面試心得
企業名聯發科技股份有限公司
工作地點新竹市東區
薪資面議（經常性薪資達4萬元或以上）40000~40000元
工作內容 • Work with the architecture team in the early stage of the project to derive various architecture and micro-architecture proposals. • Work with the performance architect to create performance models for various functional blocks of a microprocessor, memory subsystem and the whole core. • Work with design teams to analyze performance corner cases and provide feedback to the architecture team.

查看更多

應徵

工作適配度－%

登入後即可查看

根據履歷表的填寫狀況，智慧分析您與工作的適配程度。

11/5

Analog/Mixed-Signal Modeling Methodology Development Engineer 面試心得
企業名聯發科技股份有限公司
工作地點新竹市東區
薪資面議（經常性薪資達4萬元或以上）40000~40000元
工作內容 Work in Analog/Mixed-Signal Modeling and Verification Methodology Development group to establish, streamline and enhance new and existing AMS Behavioral Modeling related development method, coding and validation process and integration flows, and work hands-on with AMS IP Teams for AMS Behavioral Modeling flow and process experiments, demonstrations, adaptions, and deployment. The candidate will work with AMS IP teams including digital design, analog design, analog behavioral modeling and design verification members, apply and advance existing and evolving AMS Behavioral Modeling methodologies and processes, and contribute to establish and maintain Modeling Platform to ensure High Quality and High Efficiency of Pre-Si AMS Modeling, Validation and Verification delivery towards high quality silicon products. • Work in methodology development group to establish, streamline and enhance new and existing AMS Behavioral Modeling related development method, coding and validation process and integration flows. • Work with teams to enable deployment of new AMS Behavioral Modeling flow and processes through experiments, demonstrations, adaptions (for real projects in specified areas such as RF, etc) and integration. • Document on new flows and processes for AMS Behavioral Modeling. • Apply wide range of AMS Behavioral Modeling skills to help and support AMS IP or Chip Teams to establish or enhance new or existing Modeling capabilities, including but not limited to Model Development, Model Validation to ensure Consistency of Behavior with Original Circuit, Integration of Models into various Verification Environment, fixing Modeling issues found in simulation, etc. • Contribute to continuous improving on AMS Behavioral Modeling process for better quality and efficiency through methodology and process improvements. • Communicate and collaborate with global architecture, design, verification teams to address new needs or requirement on AMS Behavioral Modeling. Job Locations: • Taiwan:Hsinchu/Taipei • India: Bangalore • Singapore • USA:Santa Clara, CA/San Diego, CA

查看更多

應徵

工作適配度－%

登入後即可查看

根據履歷表的填寫狀況，智慧分析您與工作的適配程度。

11/5

Analog/Mixed-Signal Design Verification Methodology Development Engineer 面試心得
企業名聯發科技股份有限公司
工作地點新竹市東區
薪資面議（經常性薪資達4萬元或以上）40000~40000元
工作內容 Work in Analog/Mixed-Signal Design Verification Methodology Development group to establish, streamline and enhance new and existing AMS DV related development method, coding process and integration flows, and work hands-on with AMS IP Teams for AMS DV flow and process experiments, demonstrations, adaptions, and deployment. The candidate will work with digital design, analog design, analog behavioral modeling and design verification teams, apply and advance existing and evolving Digital and AMS Verification methodologies and processes, and contribute to establish and maintain Verification Platform to ensure High Quality and High Efficiency of Pre-Si Verification Delivery towards high quality silicon products. • Work in methodology development team to establish, streamline and enhance new and existing AMS DV related development method, coding process and integration flows. • Work with teams to enable deployment of new flow and processes through experiments, demonstrations, adaptions (for real projects in specified areas such as SERDES, etc) and integration. • Document on new flows and processes for AMS DV. • Apply wide range of Digital and/or AMS DV skills to help and support AMS IP or Chip DV Teams to establish or enhance new or existing DV capabilities, including but not limited to developing scalable and portable Test bench, test cases, drivers, checkers, assertions and reference models, and running RTL and Gate Level simulations and reaching all coverage closures. • Contribute to continuous improving on AMS DV process for better quality and efficiency through methodology and process improvements. • Communicate and collaborate with global architecture, design, verification, and post-Silicon testing teams to address new needs or requirement on DV Support. Job Locations: • Taiwan:Hsinchu/Taipei • India: Bangalore • Singapore • USA:Santa Clara, CA/San Diego, CA

查看更多

應徵

工作適配度－%

登入後即可查看

根據履歷表的填寫狀況，智慧分析您與工作的適配程度。

11/5

產品工程師面試心得
企業名聯發科技股份有限公司
工作地點新竹市東區
薪資面議（經常性薪資達4萬元或以上）40000~40000元
工作內容負責新產品開發、產品製造管理、良率改善，及產品開發時的問題分析及解決。

查看更多

應徵

工作適配度－%

登入後即可查看

根據履歷表的填寫狀況，智慧分析您與工作的適配程度。

11/5

GPU編譯器開發工程師面試心得
企業名聯發科技股份有限公司
工作地點新竹市東區
薪資面議（經常性薪資達4萬元或以上）40000~40000元
工作內容 • Define GPU compiler software architecture and interfaces. • Development/implement GPU compiler pipeline, linking and various optimizations/transformations. • Collaborate with Driver team, HW team to implement new API & HW features. • Collaborate with Driver team, HW team to improve/tune performance & power consumption. • Execute & deliver to meet milestones/schedules. • Analyze and debug code generation issues. • Construct reliable & trustable relationships across teams internally & externally.

查看更多

應徵

工作適配度－%

登入後即可查看

根據履歷表的填寫狀況，智慧分析您與工作的適配程度。

11/5

轉職找工作推薦

新竹市東區轉職工作職缺結果