-
SOC數位IC驗證副理/經理(DV)
-
企業名
瑞昱半導體股份有限公司
-
工作地點
新竹市東區
-
薪資
面議(經常性薪資達4萬元或以上)40000~40000元
-
工作內容
Key qualifications:
1. MS degree or above with EE or CS background
2. Familiar with SystemVerilog and Verilog
3. Exposure to OVM/UVM/VMM methodology
4. Exposure to constrained-random based verification environment
5. Exposure to create coverage model and drive coverage closure in including code/functional coverage.
6. Be able to develop a test bench from scratch
7. Hands on working experience on unit/block/full-chip level verification
8. Good communication skill
9. Leadership/management experience is a plus.
Job descriptions:
1. Plan the verification strategy for SOC projects
2. Hands-on verification task of some of the units
3. Work closely with the design teams.
4. Drive the verification team, problem-solving on day-to-day works
5. Provide the measurable metrics for project leads and upper management.
6. Bug/coverage trend identification. Foresee the possible issues and plan for them.
(MD17C0031)
瑞昱半導體股份有限公司-使用1111轉職專區
https://central1111.com.tw/turn/