-
Design Verification Engineer
面試心得
-
企業名
聯發科技股份有限公司
-
工作地點
新竹市東區
-
薪資
面議(經常性薪資達4萬元或以上)0~0元
-
工作內容
As deep sub-micron process requires longer research cycle and higher manufacture cost, DV(design verification) has become an inevitable part of design group in Mediatek chip development flow.
CDG DV is in charge of development and implementation of smart phone, TV, and ASIC product line verification plan.
It included: integrated simulation/verification env development, big data analysis and efficiency improvement, bus fabric / EMI (External memory interface ) / Low power functions verification plan and implementation
Need to build up verification plan/bench and continuously improve methodology, and you will understand both detail scenario and global view of cell phone/ASIC operating schemes
Need to leverage the latest EDA tool and concept to accomplish the verification plan
Work location: Hsinchu/Taipei
聯發科技股份有限公司-使用1111轉職專區
https://central1111.com.tw/turn/